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Abstract. In the past, parallel algorithms were developed, for the most part, under the assumption
that the number of processors is (n) and that if in practice the actual number was smaller, this could
be resolved using Brent's Lemma to simulate the highly parallel solution on a lower-degree parallel
architecture. In this paper, however, we argue that design and implementation issues of algorithms
and architectures are signicantly dierent|both in theory and in practice|between computational
models with high and low degrees of parallelism.
We report an observed gap in the behavior of a CMP/parallel architecture depending on the number
of processors. This gap appears repeatedly in both empirical cases, when studying practical aspects of
architecture design and program implementation as well as in theoretical instances when studying the
behaviour of various parallel algorithms. It separates the performance, design and analysis of systems
with a sublinear number of processors and systems with linearly many processors. More specically we
observe that systems with either logarithmically many cores or with O(n
) cores (with  < 1) exhibit
a qualitatively dierent behavior than a system with a linear number of cores on the size of the input,
i.e. (n). The evidence we present suggests the existence of a sharp theoretical gap between the classes
of problems that can be eciently parallelized with o(n) processors and with (n) processors unless
NC = P.
1 Introduction
There is a vast experience in the study and development of algorithms for the PRAM architecture.
In this case, the standard assumption (though often unstated) was that the number of processors
p was linear on the size of the input, i.e. p = O(n) (see for example [15] for a thorough discussion).
Indeed, the denition of the class NC which is often equated with the class of problems that
can be eciently parallelized in a PRAM allows for up to polynomially many processors. Hence
algorithms were designed to handle the case when p = (n) or p = (nk) for k  1 and if the
actual number of processors available was lower, this could readily be handled by Brent's Lemma
using a suitable scheduler [8,5]. A fruitful theory was developed under this assumptions, and papers
in which p = o(n) were relatively rare.
2 Overview of arguments
Here we briey list the arguments in favour of considering a limited degree of parallelism. We
emphasize that we did not start from the outset with this goal, but rather we sought to develop
algorithms and tools (both practical and theoretical) for current multi-core architectures. The
observations within are derived from both theoretical investigations and practical experiences in
which time and time again we found that there seems to be a qualitative dierence between a model
with O(log(n)) processors and one with O(n) processors, with, surprisingly, the advantage being
for the weaker, i.e. O(log(n)) model. There is strong evidence of a sublinear cli, beyond whichProc. count (n) (n
) (logn)
Dynamic Prog. N N Y
Merge sort N N Y
Master theorem
-Case 1 N Y Y
-Case 2 N Y Y
-Case 3 N N N
Amdahl's law N 1/2 Y
Collision N Y Y
Buering N N Y
Network size N 1/2 Y
TM simulation N N Y
Table 1. Optimal performance for each case according to processor count.
development and implementation of PRAM algorithms is substantially harder if not completely
impossible, unless P = NC. In several instances among the evidence observed the phenomenon
had been observed earlier by others [15,17,12].
1. The number of cores is nearly a constant, but rst, if it is truly a constant there is nothing we
can say, and second, it seems to be steadily though slowly growing.
2. In analogous fashion to the word-PRAM the number of bits could be an arbitrary w but really
it is most likely O(logn) since it is also an index into memory and memory is usually polynomial
on n.
3. The probability of collision on a memory access is only acceptably low for up to O(
p
n) proces-
sors.
4. The number of interconnects on a CPU network grows too fast for anything else.
5. Serialization at the network end is too costly, i.e. if more than two processors want to talk to
you at the same time you have to listen to them serially.
6. There are natural logn and n barriers in the complexity of designing algorithms.
7. Ecient cache performance requires bounded number of processors in terms of cache sizes which
are always assumed to be below n as well as the ratio of cache sizes which is well below 100.
8. We dene the class of problems which can be sped up using a logarithmic number of processors
and show that it contains NC and furthermore, this containment is strict.
9. For Turing Machines we can automatically increase performance by a log n + loglogn factor
when simulating with a multi-core computer and this works for log n processors.
10. Amdahl's law suggests that programs can only noticeably benet from parallelism if the number
of processors is proportional to the relative dierence between the execution time of the serial
and parallel portions of a program.
3 Exposition
In this section we briey expand on each of the points above. We aim to keep each argument as
short as possible, since the entirety of the case is more important than any individual point.
3.1 Limited Parallelism
In principle it is possible to build a computer with an arbitrary degree of parallelism. In practice
PRAMs algorithms and architectures focused on (n)-processor architectures, while relying on
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have aimed for a much smaller number of cores. In principle this number could be modeled as a
constant. However this is unrealistic as the number of cores continues to grow|albeit slowly|with
desktop computers having transitioned over the last decade from single core to dual core to quad
core and presently eight cores with sixteen cores already shipping at the higher end of the spectrum.
Additionally, it has been observed that generally speaking larger inputs justify larger investments
in RAM and CPU capacity, so a function of n is much more reective of real life constraints. This
suggests that the number of cores is a function which grows slowly on the input size n since there is
a high processor cost. Let P(n) denote this function. Natural candidates for P(n) are (logn) and
(n) for  < 1, though there are other possibilities. Over the next subsections we shall consider
various candidates for P(n).
3.2 Natural Constraints
In the case of word-RAMs the ability to index using a word as an address suggest that a natural
value for the word size w is w = O(logM) where M is the size memory, though this does not
necessarily need to be the case.1 Memory itself is usually a polynomial function of the input size,
i.e. M = (nk) for some k  1, with k = 1 being a common value. Substituting M = (nk) in
w = O(logM) gives w = O(logn) 2 which is the usual assumption in word-RAM papers.
Hence, the word size which in the early days of computing was treated as a constant, namely
4 or 8 bits, became better understood as in fact proportional to the logarithm of the input size,
that is O(logn). Similarly, in modern multi-core computers, the number of processors has remained
relatively bounded (in contrast to commercial PRAMs or GPUs which support anywhere from
thousands to hundreds of thousands of processors and still growing). This relatively slow growth
(at least as compared to most other usually exponential growing performance hardware indices) on
the number of processors can thus be best modeled as log n in similar fashion to the word size.
3.3 Write Conicts
Consider a program running in time T(n) = O(nc) for c  1. There are two natural assumptions
for the size of memory: (1) linear memory, i.e., M = O(n), which is the minimum amount to hold
the input in an oine computation, and (2) M = O(nc), which is the maximum amount of memory
cells that can be accessed in the given amount of time.
Modern CMP architectures use memory as the main means of interprocessor communication.
The memory used by each core can roughly be classied in two parts, private and shared. The private
part contains control variables, counters and other data that are exclusive to the computation
being executed in this core. The shared data part consists of portions of the input as well as
computation that is shared across threads. Since multi-core threads are not synchronous, even if
they are executing the same basic functions we expect the execution to become somewhat out of
kilter since execution of branching statements and other such might vary from thread to thread.
The end eect is that write access to shared memory can be modeled as a random process with a
1 In practice there have been architectures in which the memory size was strictly greater than 2
w. Currently in the
Intel architecture the size w places a limit on the largest addressable space but this has not always been the case
(e.g. the 8088 processor).
2 Observe that we use big-Oh in this case advisedly as it allows for values strictly smaller than log n.
3certain probability of collision. A reasonable rst order approximation is to consider memory access
to shared data as uniformly random with p processors contending for access to memory.
In this subsection we investigate the expected number of collisions for p cores accessing m =
O(nk) memory cells, with k  1, uniformly at random for a duration of time Tp(n) = T(n)=p =
O(nc=p) for some c  k.
Clearly, the smaller the number of processors the lower the probability of collision. The question
is for what value of p as a function of n does this probability become negligible.
This reduces to a balls-and-bins scenario (see, e.g. [14]). Let us rst consider the total number
of overall collisions in one step. Let C be a random variable denoting the number of collisions in
one step. The probability that two memory accesses are to the same cell is 1=m. Since the are are  p
2

pairs of memory accesses, the expected number of collisions in one step is E[C] =
p(p 1)
2m . As m
grows this expression tends to 0 if p <
p
m, tends to innity if p >
p
m, and to 1/2 for p =
p
m.
Since m = O(nk) and T(n) = O(nc) for c  k, the number of collisions per step becomes negligible
when p = O(nk=2) = O(
p
T).
Now we consider an alternative expression for memory access conicts, namely the number of
cells involved in collisions at each step. Thus, if three or more accesses are to the same cell, the event
counts as one collision. Let X be a random variable denoting the number of memory cells which
suer a collision when there are p simultaneous memory accesses. The probability of a memory cell
not being accessed is (1 1=m)p, and thus the expected number of accessed cells is m m(1 1=m)p.
Then, the expected value of X is
E[X] = p   m + m(1   1=m)
p :
Assume that p = m with   1. The expression above is then
E[X]  m   m + me m 1
:
Using the Taylor expansion of e m 1
we obtain
E[X] 
m2( 1)
2
:
Again, when m tends to innity, the above tends to 0, 1/2, or diverges if  is less, equal, or greater
than 1/2, and thus the threshold again is for p =
p
m. Clearly the smaller p is, the fewer the
expected the collisions.
Case 1. If p = m, then E[X] = m=e, and E[C] = (m   1)=2. Thus in each step about 37% of
memory cells have more than one processor trying to access them and about half of the accesses
result in collisions.
Case 2. If p =
p
m then on average there is a collision every two steps of an execution.
Case 3. If p <
p
m the number of collisions goes to zero as m grows.
We consider now the impact of collisions in the parallel time of a program. Suppose that all
p processors are active for the duration of the program and execute during T(n)=p instructions
each. Suppose that every instruction of the program takes unit time if there is no collision and a
s  1 units of time otherwise. The total number of operations that resulted in a collision during
the execution of the program is Col = T(n) 
p(p 1)
2m = O

ncp2
m

. Since the parallel time of the
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collisions are distributed equally among processors. Thus, assume that the number of collisions
per thread is u = Col
p = O

ncp
m

. Then the total execution time including collisions is at least
T0
p(n) = us + Tp(n)   u = O

ncp(s 1)
m + nc
p

, and hence the slowdown factor due to collisions is
f =
p2(s 1)
m + 1. Then, if p =
p
m there is a constant slowdown of approximately s=2 as m grows.
The slowdown becomes negligible for smaller p and it grows with the input size for p 
p
m.
Similarly, if instead of charging s for a collision we only charge s once to all processors involved
in a collision, then the expected slowdown due to collisions is derived in terms of the expected
number of cells involved in collisions. The total number of cells involved in collisions during the
execution is T(n)E[X]. Thus the average number of cells with collisions per processor is Tp(n)E[X].
Again, the running time due to collisions is at least T0
p(n) = sTp(n)E[X] + Tp(n)   Tp(n)E[X] =
Tp(n)(E[X](s 1)+1). Thus the slowdown factor is f = (E[X](s 1)+1). Since the conditions for
divergence of E[X] equal the ones for E[C] above, the same considerations apply for the signicance
of the slowdown in this case.
3.4 Processor Communication Network
Traditionally, parallel computers use either shared memory or a processor communication network
(or both) to exchange information between the various processing units. The advantage of shared
memory is that no additional hardware is required for it; the disadvantages are issues of syn-
chronization and memory contention. Hence a widely explored alternative is the use of an ad-hoc
processor communication networks connecting the processors. In general, from the perspective of
performance a full communication network is the preferable network architecture. However when
the number of processors is assumed to be very large this is unfeasible. For example for the case of
(n)-processors of many commercial PRAM implementations the number of interconnects required
would have been (n2) which is prohibitive. Thus there was extensive study of alternative network
topologies which reduced the complexity of the network while attempting to minimize the penalty
in performance derived from the smaller network. Among the most successful such architectures
we have the hypercube, the buttery and the tori (see e.g. [18]).
We observe now that full processor communication network becomes a realistic possibility if
the number of processors is O(logn) or even possibly O(n) for some   1=2. For example for a
modest (by present standards) input size of 100;000;000 even n1=2 processors would require and
impossible number of interconnects on the full graph. A network of O(logn) processors on the other
hand would require 300 interconnects which are well within the realm of current architectures.
3.5 Buer overow
Aside from issues of network topology, in practice it is natural to assume that each processor can
handle at most a small constant number of messages at once. If more than a constant number
of processors send messages to a single processor, said messages would queue up at the receiving
end for further processing. In this section we consider a natural communication model in which in
each instruction cycle a processor may send a message to at most one other processor. In practice
depending on the specic application the probability of collision may range anywhere from zero
for the execution of independent threads to one for, say, a master processor serializing requests to
some shared lock. As a compromise we model again this process as if the processors chose their
5destination uniformly at random. Let p be the number of processors; then the maximum number
of collisions observed at the most loaded buer is O(logp) with high probability [14]. If p = (n)
then buer handling can introduce delays of 20{100 instruction cycles. In this case even p = (n)
for 0   < 1 might prove too costly. In contrast if we assume p = (logn) the most congested
buer would contain O(loglogn) elements which for all practical purposes is at most 6.
3.6 Divide-and-Conquer Algorithms
Divide-and-Conquer algorithms are naturally suited for parallelization. Instances at the same level
of the recursion tree are independent and can be scheduled to be executed in parallel. This is
especially well suited for multi-threaded systems, as each recursive calls can simply be handled to
a separate thread. This strategy requires no parallelization of the divide and combine phases of
the recursion, which can be executed by each thread just as in the sequential algorithm. It has
been shown that this easy parallelization yields optimal speedups for a large class of divide-and-
conquer algorithms [12], but only for a bounded number of processors. Thus, in a system with a
logarithmic or sublinear number of processors, obtaining the maximum possible speedup for this
class of algorithms is simple and can be realized with a general strategy that is independent of the
algorithm itself.
Consider a divide-and-conquer algorithm whose time complexity can be written as T(n) =
aT(n=b) + f(n). The master theorem [11] yields the time bounds for a sequential execution of
such an algorithm. A parallel version of this theorem can be obtained by analyzing the parallel
time Tp(n) of an execution in which recursive calls are executed in parallel and scheduled with
work-stealing [9] with a bounded number of processors [12]:
Tp(n) =
8
<
:
O(T(n)=p); if f(n) = O(nlogb(a) ) and p = O(n) (Case 1)
O(T(n)=p); if f(n) = (nlogb a) and p = O(logn) (Case 2)
(f(n)); if f(n) = 
(nlogb(a)+) and af(n=b)  cf(n), for some c < 1 (Case 3)
Optimal speedups are achieved in Cases 1 and 2 only for p = O(n) for  > 0, and p = O(logn),
respectively. In Case 3, the time is dominated by the sequential divide and conquer time f(n) at
the top of the recursion [12].
3.7 Cache imposed bounds
Cache contention is a key factor in the eciency of multi-core systems. Various multi-core cache
models have been studied, with a focus on algorithms and schedulers with provable cache perfor-
mance. Many of the results involving shared and private caches performance require bounds on the
number of processors related to the relative size of the private and shared caches.
The parallel external memory model [3] models p processors, each with a private cache of size
M, partitioned in blocks of size B. A sorting algorithm given in this model is asymptotically optimal
for the I/O bounds for at most p  n=B2 processors, and it is actually proven that p  n=(B logB)
is a lower bound for optimal processor utilization. This algorithm is used in further results in the
model for graph and geometry problems [4,1,2]. Thus the assumption that p  n=B2 is carried on
to these results as well, some of which actually require p  n=(B logn).
Shared cache performance is studied in [7], which compares the number of cache misses of a
multi-threaded computation running on a system with p processors and shared cache of size C2
6to those of a sequential computation with a private cache of size C1. They show that the parallel
number of misses is at most the sequential one if Cp  C1 + pd, where d is the critical path of the
computation. This implies p  (Cp   C1)=d, is less than n (as otherwise all the input would t in
the cache) and is usually sublinear, as d is rarely constant and is 
(logn) for many algorithms.
Gibbons et al. [6] extend the analysis of multi-core divide-and-conquer algorithms in a multi-
core cache model of p processors with private L1 caches of size C1 and a shared L2 cache of size
C2. An assumption of the model is that p  C2
C1  n, since the input size is assumed not to t
in L2. This model is used to show that an online scheduler achieves optimal speedup and cache
complexity within constant factors of the sequential cache complexity for a class of hierarchical
divide-and-conquer algorithms (whose divide and conquer phases are in turn divide-and-conquer
algorithms as well). Optimality for some algorithms, such as Strassen's matrix multiplication and
associative matrix inversion even require p 

C2
C1
 1
1+ [6].
Cache ecient dynamic programming algorithms have been designed in this multi-core model
with the same p  C2
C1 assumption [10], as well as in a shared cache model with p  C2=B, where
B is the block size. Thus although the time complexity of parallel dynamic programming allows a
large number of processors for optimal speedups (e.g., Tp = O(n3=p + n) for Gaussian elimination
paradigm problems, which is optimal for p  n2), the eciency in cache performance restricts the
level of parallelism.
Observe that presently the ratio between L2 shared cache and private L1 cache is in the order
of 4 to 100 depending on the specic processor architecture.
3.8 The class E(p(n))
The class NC can be dened as the class of problems which can be solved in polylog time using
polynomially many processors. It is believed that NC 6= P and hence that there are known prob-
lems which do not admit a solution in time O(logk n). In our case we are interested in the study of
problems which can be sped up using O(logn) or O(n) processors for  < 1. Kruskal et al. [17]
introduced the classes ENC and EP which encode the classes of problems that allow optimal speed
up (up to constant factors) using polynomially many processors. The class ENC has polylogarith-
mic running time, while the class EP has polynomial running time. Following their notation we
introduce the class of problems E(p(n)) which is the class of problems that can be solved using
O(p(n)) processors in time O(T(n)=p(n)) where T(n) is the running time of any sequential solution
to the problem. In this work we are particularly interested in the classes E(logn) and E(n) for
 < 1.
The class ENC is sharpening of the well known class NC. Recall that the class NC requires
maximal speedup down to polylogarithmic time even at the cost of a polynomial amount of inef-
ciency (i.e. the ratio between sequential and parallel work). In contrast ENC requires the same
speedup but bounds the ineciency to a constant factor.
The class E(logn) bounds the ineciency to a constant which implies a speed up of O(logn) on
the sequential solution to the problem. Observe that by Brent's Lemma ENC  EP  E(logn).
The reverse is not the case, i.e. E(logn) 6= EP;ENC unless NC = P since there are known
P-complete problems which allow optimal speedup using O(
p
n).
Similarly E(n) bounds the ineciency to a constant which implies a speed up of O(n) on the
sequential solution to the problem. Again we have ENC  EP  E(n) while E(n) 6= EP;ENC
for   1=2 as the P-complete speed up referred to above uses O(
p
n) processors.
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polynomially many processors and those that can be speed up using a sublinear number of processors
O(n) for   1=2.
3.9 Optimal Time Simulation of Turing Machines by O(log n) Processors
We show that any computation on a Turing machine that takes time T(n)  nlogn can be carried
out in parallel by a multi-core system with p = lgn processors in time Tp(n) = O(T(n)=(lgn +
lglgn)). There are known simulation results for Turing Machines by a sequential RAM [16] as
well as by a PRAM [13]. In the latter it is shown that a deterministic machine running in T(n)
time can be simulated by a PRAM in time O(
p
T(n)) using an exponential number of processors
and memory addressing on words of size O(
p
T(n)). We adapt this simulation to a more realistic
logarithmic number of processors and word size.
Outline Let M be a single-tape deterministic Turing Machine3. The idea of the simulation is to
treat contiguous blocks of b = b(n) bits of M's tape as a word in RAM. By precomputing M's
resulting conguration after b steps when starting with each possible block, we can then simulate b
steps of M at a time by successively looking up the next conguration of M from the precomputed
table. Let g(n) denote the precomputation time. If each access to the precomputed table takes
constant time, then the total time of the simulation is
Tp(n) =
T(n)
b(n)
+ g(n)
Precomputation phase. Since in b steps M can only alter the contents of b cells, for a given position
within the tape we need only to consider the content of the b cells to the left and b cells to the
right of the current positions in order to compute the resulting conguration after b steps. A block
conguration of M is a tuple (s;B), where s is a state, B is a (2b   1)-bit string representing
the contents of a segment of M's tape around some position of the head. For each possible block
conguration c, we store in A[c] the resulting conguration when running M starting from c (i.e.,
the new state and block contents), plus information about how many positions the head moved,
and in which direction. The latter is necessary to know where the new block should be centered in
M's tape. A block conguration c uses jcj = 2b 1+d = O(b) bits, where d is the constant number
of bits required to indicate a state of M. Let k be a constant such that jcj  kb. Then there are at
most 2kb starting block congurations. Since the resulting congurations starting from all possible
congurations can be computed independently in parallel and each computation takes O(b) time
by direct simulation of M, the total precomputation time is g(n) = O

2kbb
p

using p processors.
Note that the precomputation requires only M's specication but is independent of a particular
input.
Simulation phase. Suppose the conguration table A has already been computed and it is stored in
the RAM of the multi-core machine. If the length of each conguration is smaller than the machine
word's length, then A can be indexed by conguration and each entry can be accessed in constant
time. For this sake we set b =
lgn+lglgn
k , and thus jcj  lgn + lglgn = (logn). Therefore A
can be stored as an array of congurations, indexed by congurations. Given M and an input x,
3 It is straightforward to extend the simulation to a k-tape Turing Machine.
8and starting with the initial con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applying ci+1 = A[ci], and updating the contents of M's tape at each step, until ci+1 contains a
nal state. Since at each step A can be accessed in constant time and the relevant part of M's
tape can be updated in constant time, the simulation takes O(T(n)=(lgn + lglgn)) time and the
precomputation takes O

2lg n+lg lg n(lgn+lglgn)
p

time, which is O(nlgn) for p = lgn. Thus the total
time is
Tp(n) = O

T(n)
lgn + lglgn
+ nlgn

Faster recursive precomputation. The approach described above requires T(n) = 
(nlg2 n) to be
optimal. However, we can relax this requirement by speeding up the precomputation phase. The
idea is to recursively apply the simulation on the computation of each entry of A. Let gi and bi
denote the precomputation time and block length of the i-th level simulation, respectively. Thus
gm = g(n) is the total precomputation time and bm = b(n) is the block length of the nal simulation
as described above. Since the computation of each entry of A can now be sped up by bm 1, we have
gm =
2kbm
p
bm
bm 1
+ gm 1;
where k is a constant such that for all i, a conguration in level i has size at most kbi. We then set
bm i =
lgn+lglgn
k2i for all 0  i  m = lg

lgn+lglgn
k

. Then, bm i=bm i 1 = 2, which is the length
of the critical path at each recursive level. Then,
gm i = max

2kbi+1
p
;2

+ gm i 1 = max
(
2(nlgn)
1
2i
p
;2
)
+ gm i 1
Note that 2(nlgn)
1
2i =p  2 when i  lg

lgn+lglgn
lgp

. Let i? = lg

lgnlglgn
lgp

. Since g0 = 0,
gm =
m 1 X
i=0
gm i   gm i 1
=
2
p
i? X
i=0
(nlgn)
1
2i +
m 1 X
i=i?+1
2

2
p
(nlgn + i?p
nlgn) + 2(lglgp   lgk   1)

4nlgn
p
+ 2lglgp
Therefore, the total simulation time is now
Tp(n) = O

T(n)
lgn + lglgn
+
nlgn
p
+ lglgp

;
which for p = lgn and T(n)  n(lgn + lglgn) is O

T(n)
lgn+lglgn

.
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if p = w(lgn). If the length of the blocks is kept at b = O(lgn + lglgn), then the total time
is Tp(n) = 


T(n)
lgn+lglgn + n
p + lglgp

, which for p = w(lgn) can never be O(T(n)=p). A longer
block length b = !(lgn) could reduce the simulation phase time, but would require an infeasible
superpolynomial-size precomputed table. This, of course, does not preclude the existence of other
approaches that could result in optimal simulation time with a larger number of processors.
3.10 Amdahl's Law
Consider a program whose execution has a serial part that cannot be parallelized (unless P = NC)
represented by S(n) and a fully parallelizable part denoted by P(n) then the parallel time with p
processors is:
Tp(n) = S(n) + P(n)=p
and the speedup is represented by
T1(n)
Tp(n)
=
S(n) + P(n)
S(n) + P(n)=p
:
Observe now that for p = (n) we get that the parallel program is noticeably faster only if
S(n) = O(P(n)=n).
For p = (n) we get that the parallel program is noticeably faster only if S(n) = O(P(n)=n).
Lastly, for p = (logn) we get that the parallel program is noticeable faster if S(n) = P(n)=logn.
Observe that most practical algorithms on large data sets run in time O(nlogn) or less, with the
sequential part often corresponding to I/O operations, i.e. reading the input. This means that the
likeliest value for which one can obtain optimal speedup corresponds to P(n)=S(n) which is often
(though not always) logn.
4 Conclusions
We presented a list of theoretical arguments and practical evidence as to the existence of a quali-
tative dierence between the classes of problems that can be sped up with a sublinear number of
processors and those that can be sped up with polynomially many processors.
We also show that in various specic instances even though there are optimal algorithms for
either case, it is conceptually and practically much simpler to design an algorithm for a sublinear
number of processors. The benets of a low processor count extend to issues of processor commu-
nication, buering, memory access and cache bounds.
We introduced classes that describe the problems that allow for optimal speed up, up to a
constant factors, for sublinear number of processors and show that they contain a strictly larger
class of problems that the PRAM equivalents introduced by Kruskal, Rudolph, and Snir in 1990 [17],
unless NC = P.
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